On the Maintenance Complexity of Makefiles

Douglas H. Martin  
School of Computing  
Queen's University  
Kingston, ON, CA  
doug@cs.queensu.ca

James R. Cordy  
School of Computing  
Queen's University  
Kingston, ON, CA  
cordy@cs.queensu.ca

ABSTRACT

Build systems, the tools responsible for compiling, testing, and packaging software systems, play a vital role in the software development process. It is therefore important that they be maintained and kept up-to-date, which has been shown to be required for up to 27% of source code changes. Make, one such build tool, uses a declarative language based on Makefiles to specify the build and thus is not amenable to traditional complexity metrics. Because of this, most research into the complexity of Makefiles has focused on simple measures such as the number of lines, targets, or dependencies. In this paper, we take a different approach and observe that a large component of software maintenance is about understanding. Since the understanding task is dominated by following links and searching for related parts, we propose a new complexity metric based on the number of indirects (i.e., instances of features that require the reader to look somewhere else). We present an empirical study of the indirect complexity of a set of almost 20,000 Makefiles from more than 150 open source projects.

CCS Concepts

• General and reference → Metrics; • Software and its engineering → Software maintenance tools; • Human-centered computing → Open source software;

Keywords

build systems, software metrics, software maintenance

1. INTRODUCTION

Build automation tools, or simply build systems, are the backbone of every software project. They compile the source code submitted by developers into an executable program. They run tests to assure that the code is correct. They compile documentation for manuals. And they package everything into a distributable application. Given the vital role these systems play in the development process, maintaining them is a high priority, because without them the whole project grinds to a halt. Moreover, even minor errors in the build process can lead major difficulties in a software release. They must also constantly evolve and adapt to changes and additions to the source code, tests and target platform of the software.

As the size and complexity of build systems grows, the overhead of build system maintenance becomes an increasingly large part of the overall software maintenance task. A recent study by McIntosh et al. [18] shows that the build system can account to up to 31% of code files in a project, and that up to 27% source code changes in a C project require corresponding updates to build artifacts. Adams et al. studied the Linux build system through its many refactorings since inception [3], showing that the build system has grown to be a large and complex software system of its own that has grown to represent a large part of the Linux code base. Thus the maintenance of build systems is an increasingly important and difficult part of the overall software effort [4, 18].

Build languages such as Make [10] and Ant [7] have also been shown to be notoriously difficult to understand and modify [19, 23]. This is partly because they were designed for much smaller systems [10], and partly because of their lack of higher level abstraction features appropriate to the million-line software systems they have grown to be [18].

In this work, we seek to understand and characterize this complexity and the maintenance overhead associated with it. To address the declarative nature of build systems, we propose a new theory of software complexity based on program understanding effort, and a metric to characterize it based on indirect references. We then apply this metric to a large set of Makefiles and compare it to traditional measures of complexity.

2. COMPLEXITY OF SOFTWARE MAINTENANCE

Existing measures of code complexity, such as McCabe’s Cyclomatic Complexity [16], Halstead’s metrics [11], and Function Point Analysis [6], are primarily aimed at development effort and at traditional algorithmic code. While they have been used to estimate predicted maintenance effort [5], they are not designed for that purpose and do not apply well to declarative languages such as those used in build systems. When they have been modified to apply to build systems, they have been found to be indistinguishable from simply counting the number of lines [17]. As a result, efforts to
estimate complexity of build systems have relied primarily on simple metrics such as number of files, lines, targets, or dependencies, and historical metrics such as build file churn [18, 3, 17].

We propose a new approach, designed to predict maintenance effort more directly. Studies of software maintenance indicate that the majority of maintenance effort is spent trying to understand the system [22]. While novices tend to read code locally and linearly, experts are more likely to focus on the effort of code exploration and understanding, not so much about size or change. A very large Makefile can be easy to understand (Figure 1a), and a very small one can be very difficult (Figure 1b). The difference between these two files is that the first is repetitive and self-contained – the programmer need look nowhere else to understand what is being built and under what conditions. By contrast, the build script in Figure 1b is dependent on a great deal of external information – in order to understand what is being built and when, the programmer must look into two different parts of the file system, must look to see how the Makefile is invoked elsewhere and with what parameters, must trace a recursive Make invocation, and must find and substitute overridden variables in the recursive call.

Each of these actions requires the programmer to look elsewhere to understand the meaning of the section of code at which they are looking. Every such reference disturbs the process and increases the difficulty of understanding when the script is being maintained. We call these references indirections, and theorize that as the number of them increases in a build script, the difficulty of understanding increases, and thus maintenance effort increases. More generally, every time a maintainer must look somewhere that is not where they are currently focussed in order to understand what they are doing, the cognitive overhead of understanding is increased.

Based on these observations, we propose a new complexity measure we call indirection complexity, which is calculated as the sum of all instances of such indirections. In a maintained software artifact, such as a build script, this can be approximated by identifying and counting occurrences of language features that result in indirection (that is, that require the programmer to look elsewhere in order to understand what is in front of them). To put it formally, indirection complexity $IC$ can be computed as:

$$IC = \sum_{x=1}^{n} w_x i_x$$

for $n$ indirect features, where $i_x$ is the number of instances of indirect feature $x$ and $w_x$ is a weight associated with indirect feature $x$. For this introductory work, we have kept all weights at 1. Further analysis and empirical evidence will be necessary to find the ideal weights.

This measure has several advantages: it can be applied to any kind of programming artifact, including requirements, design documents, build systems, and source code; it is independent of programming language and paradigm; and it is focussed directly on estimating software maintenance effort rather than logical content.

In the remainder of this paper, we explore the application of the indirection complexity measure to Makefiles. We begin with a short reminder of the features of Make-based build systems.

3. A BRIEF OVERVIEW OF MAKE

Make is one of the oldest and most commonly used build automation tools. There have been many implementations since Feldman’s original proposal in 1979 [10], each with their own unique features and improvements, but our work focusses on GNU Make [2] because it is currently the most widely used.

Make processes what are known as Makefiles, which contain rules that tell Make what should be made (targets), when they should be made (dependencies), and how to make them (recipes). They take the form:

```
objs/comprul.o : UNIX/cinterface comprul.c
  cc -c -O comprul.o

objs/comspdf.o : UNIX/cinterface compdf.c
  cc -c -O compdf.o

objs/boots.o : UNIX/cinterface boot.c
  cc -c -O boot.o

objs/loadstor.o : UNIX/cinterface loadstor.c
  cc -c -O loadstor.o

objs/ident.o : UNIX/cinterface ident.c
  cc -c -O ident.o

objs/scan.o : UNIX/cinterface scan.c
  cc -c -O scan.o

objs/parse.o : UNIX/cinterface parse.c
  cc -c -O parse.o

objs/parsepf.o : UNIX/cinterface parsepf.c
  cc -c -O parsepf.o

objs/trees.o : UNIX/cinterface trees.c
  cc -c -O trees.o

objs/xform.o : UNIX/cinterface xform.c
  cc -c -O xform.o

objs/xformpf.o : UNIX/cinterface xformpf.c
  cc -c -O xformpf.o

cc -c -O comprul.c; mv comprul.o objs/comprul.o
cc -c -O compdf.o; mv compdf.o objs/compdf.o
cc -c -O boot.o; mv boot.o objs/boot.o
cc -c -O loadstor.o; mv loadstor.o objs/loadstor.o
cc -c -O ident.o; mv ident.o objs/ident.o
cc -c -O scan.o; mv scan.o objs/scan.o
cc -c -O parse.o; mv parse.o objs/parse.o
cc -c -O parsepf.o; mv parsepf.o objs/parsepf.o
cc -c -O trees.o; mv trees.o objs/trees.o
cc -c -O xform.o; mv xform.oobjs/xform.o
cc -c -O xformpf.o; mv xformpf.o objs/xformpf.o

make -f Makefile_Generic clean
make -f Makefile_GenericSYS=$(SYS) AS="cc -c -m32" CC="cc -m32" LD="cc -m32"
cp -r machdep/* .
make -f Makefile_Generic clean
make -f Makefile_Generic SYS=$(SYS) AS="cc -c -m32" CC="cc -m32" LD="cc -m32"
cp -r machdep/* .
```
Each target may refer to a file or, alternatively, may be simply an identifier such as all, clean, or debug. When a target is an identifier like this, it is called a phony target, and may be referred to elsewhere in the Makefile as a dependency of some other target. Targets are followed by an optional set of dependencies, which are other targets or files on which the target depends. If any of the dependencies has been updated since the target was last made, or if the target does not exist, then it must be remade. If there are no dependencies, the target is never out of date and therefore only made when called explicitly. Following the target and dependencies is a list of shell commands to update the target. The commands may be simple calls to a compiler, other shell commands, or external scripts.

As a concrete example, we present the Makefile in Figure 2. It contains six rules on lines 18, 19, 22, 25, 29, and 30. The rule on line 22 builds foo.o if foo.c or foo.h change (i.e. if one of their timestamps is newer than foo.o). The shell command on line 23 is the recipe that is used to build foo.o. The rules on lines 18 and 29 are special rules that inform Make that all and clean are phony targets and should not be considered as target files to be built.

By default, Make will pick the first target in the Makefile to build automatically, if it is not explicitly given one. This target, usually a target named all as in Figure 2, becomes the default goal. To make the default goal, Make must first resolve its dependencies by searching for the rules associated with each. If the dependency is up-to-date, then it can proceed; but if it is not, it must resolve this new target first. It proceeds in this manner until the default goal can be built (i.e., its dependencies are all satisfied), and then runs its recipe commands, if any.

Make provides a number of other features like variables, functions, and conditionals to give developers more flexibility to write rules. We look at some of these in more detail in the next section.

4. INDIRECT FEATURES OF GNU MAKE

Before we can calculate the indirection complexity of Makefiles, we must first determine which features should be considered indirections. In this section, we describe the features we consider to be indirections and how we arrived at that conclusion.

4.1 Dependencies

The number of dependencies is a common metric for measuring build complexity, and we include it in our metric as well. This is because each dependency specified in a rule represents another rule or file that must be found and, therefore, an indirection. Since we include this in our metric, in some cases it can dominate the complexity score and appear to be no different than simply counting the dependencies. However, as we will see later, our metric provides more nuance, especially for Makefiles with no dependencies at all.

4.2 vpath, directory change (cd), paths

Makefiles depend on knowing the state of the filesystem, or at least the portions of the filesystem relevant to the software project being built, in order to know whether files exist or if they are out of date (i.e. their timestamp is older than that of the files on which they depend). When a user is reading a Makefile and trying to understand it, or why it does not work, they must be aware of where Make is looking for these target files.

Make’s vpath directive (and less versatile VPATH variable) allow the Makefile author to select directories where Make should look for target files or dependencies. For example, they may specify where third party library files can be found on the user’s system, or they may specify a folder in the project directory with common files so as to avoid having to use paths. In any case, the reader must be aware of these directories and redirect their attention to them when they are referenced. The example in Figure 2 uses both the VPATH variable (on line 3) and the vpath directive on line 4.

A similar argument can be made for directory changes and paths in filenames. When the working directory is changed, the reader must be aware of the files in the new directory. And when a path is specified with a target or dependency, the reader must redirect to this directory to check the state of the file. We also count file paths in variable assignments, because they are often referenced in target and dependency lists. The example in Figure 2 does not change directories in any of its recipes, but it does use paths in the definition of the OBJS variable on line 7. This means the reader must add the “bin” directory to the list of places that must be monitored in addition to the “lib” and “src” directories specified in the vpath variable and directive.

4.3 Includes

Include statements provide a way for the author to break a Makefile into logical units (or illogical ones, depending on the author) and include them in other Makefiles, essentially inserting it at the point of the include statement. This creates a level of indirection where the reader must switch their
attention to the included file. At worst, they must switch back and forth between files when searching for rules that update an outdated target. The example in Figure 2 contains two include statements on lines 13 and 15.

### 4.4 Conditions (ifeq/ifeq)

Like most programming languages, Make provides a conditional construct to apply a portion of the code to be included or ignored based on some criteria (e.g., if a variable is defined, or if a variable has a particular value). Conditional statements are evaluated during a pre-processing step, which simplifies them to an extent. However, when reading them, the reader may still have to redirect their attention to somewhere else in the Makefile to continue reading. This could be the next line, or it could be halfway down the file. The example in Figure 2 contains a condition on line 12 that checks if the value of $@ is "yes" and includes a different external Makefile depending on the outcome.

### 4.5 Variable References

In large software systems, files tend to have a large number of dependencies that need to be explicitly defined in the Makefile. One way for an author to manage this is to use variables that list common dependencies and reference those. This is a classic case of indirection because a reader must search for where the referenced variable was last assigned to decipher the meaning of the rule in which it appears. The rule on line 19 of the example in Figure 2 depends on a list of files defined in $OBJS. When reading or debugging that rule, the reader must either have remembered the list from earlier, or go back and read it again. Either way this adds complexity to understanding the build.

Make also includes a set of built-in automatically assigned variables, or simply automatic variables. These variables change based on the context in which they are used. For example, the $@ variable always refers to the filename of the target currently being built, the $< variable always refers to the name of the first dependency, and the $? variable refers to the set of dependencies that are newer than the current target. An example of some of these can be seen in the rule on line 25 of Figure 2. These variables are different in that they are not assigned explicitly, and therefore do not require the reader to search for the line where they were assigned, but we still count them because they may require the reader to look back to the rule header to remind them of what is currently being considered.

### 4.6 Function Calls

Function calls are another classic case of indirection. When a reader encounters a function call, they will likely have to search for the location of the function definition to continue tracing the code. While Make allows the author to write simple custom functions, most of the common operations have their own built-in function. For example, string functions (e.g. findstring, patsubst, filter) provide facilities for manipulating strings (including lists), and filename functions (e.g. dir, addsuffix, wildcard) provide facilities to manipulate filenames or query the file system. The example in Figure 2 contains a call to the basename function on line 26, which returns the name of the file it is given, without any extension.

While it is unlikely that the reader will need to consult the definition of any of these built-in functions to obtain the result, their attention may still be redirected. For example, the result of a string function like strip, which removes whitespace from a string, is trivial and does not affect the meaning of the Makefile. However, a function like wildcard, which can be used to search a directory for a list of files that match a pattern, can be unpredictable and require the reader to consult the file system. Despite this, we count all function calls as indirect in our complexity measure because it is difficult to determine whether or not they cause an indirectness in every context. In any case, as we have previously shown [15], functions are not used in many Makefiles anyway.

### 4.7 Recursive Make

One common, but discouraged, practice when writing Makefiles is to invoke Make on another (or possibly the same) Makefile in the recipe of a rule. This allows the author to split the system into multiple smaller Makefiles for each subsystem and call them individually. Similarly to include statements, this requires the reader to redirect their attention to a different file in order to understand the build. As we have also seen in Figure 1, this can also be used to hide complexity.

### 5. DATASET AND METHODOLOGY

To see how our new complexity metric performs on Makefiles, we used the same analysis framework and dataset that we used in our previous study of Makefile features [15]. More details are available in that paper, but we provide an overview here.

Our dataset consists of almost 20,000 Makefiles spanning 270 different projects. These projects consist of the GNU library of applications modified between 2010 and 2015, the KDE library of applications, the Linux kernel, the Qt bindings for Ruby, and some other smaller systems. These projects were chosen based on how they generate Makefiles. Some systems, like the Linux kernel and some GNU projects, use Makefiles that were written manually by hand. Other GNU projects use Automake to automatically resolve dependencies and generate Makefiles using a template. KDE and others use the popular CMake tool to generate and configure build artifacts of any kind (in our case, we are only interested in how it generates Makefiles). Finally, the Qt project uses its own generator, QMake, to generate Makefiles, hence we include the Qt Ruby bindings.

An overview of the dataset can be seen in Table 1. Individual Makefiles were sorted into generator categories by automatically detecting the comments added to the beginning of every generated Makefile (e.g., "# generated automatically by automake from Makefile.am...") or based on previous knowledge (e.g., we had to generate Makefiles ourselves for CMake and QMake), otherwise, we considered a Makefile to be hand-written. It should be noted that Au-

<table>
<thead>
<tr>
<th>Generator</th>
<th>Projects</th>
<th>Makefiles</th>
<th>Avg Lines</th>
</tr>
</thead>
<tbody>
<tr>
<td>Automake</td>
<td>147</td>
<td>1704</td>
<td>1153</td>
</tr>
<tr>
<td>CMake</td>
<td>80</td>
<td>8672</td>
<td>135</td>
</tr>
<tr>
<td>QMake</td>
<td>2</td>
<td>2460</td>
<td>2031</td>
</tr>
<tr>
<td>Hand</td>
<td>129</td>
<td>6683</td>
<td>49</td>
</tr>
<tr>
<td><strong>All</strong></td>
<td><strong>270</strong></td>
<td><strong>19519</strong></td>
<td><strong>433</strong></td>
</tr>
</tbody>
</table>
tomake templates allow hand-written Make commands to be included in them, meaning a project could have both kinds of Makefiles, and we must rely on comments to tell us which is which. This also means that hand-written and Automake generated Makefiles share many similarities, as we saw in our previous study and will see again in the following sections.

The core of our complexity analysis is a TXL grammar for GNU Makefiles. TXL [8] is a source transformation language that allows us to define a grammar for any language, parse it, and manipulate that parsed data. This allows us to perform a precise static analysis of Makefiles – something not many others have done. The grammar is based on one from Tamrawi et al. [23] but yields a much more detailed parse that allows us to do a deeper analysis.

After we parse the input Makefile, we extract and count the desired features, and then collect them in a spreadsheet. From there we combine the feature counts to yield the complexity score. We present the results in the next section.

6. ANALYSIS

Since other complexity metrics for Makefiles have been shown to be highly correlated with size, we began by graphing our results against the number of lines. This also gives us a way to normalize the data and let us compare the complexity of files of different sizes (i.e. by dividing the total number of indirections by the number of lines, we get the average complexity per line, which we can see visually by plotting complexity vs the number of lines). Figure 3 shows the indirection complexity of our dataset for all Makefiles of up to 10,000 lines, coloured based on the generator used to create them.

In doing this, we can see that CMake (orange) and QMake (grey) Makefiles tend to have a higher indirection complexity, while Automake (blue, and Figure 4b) and hand-written (yellow, and Figure 4a) Makefiles tend to be less complex. This observation is interesting when considering that we previously found that CMake and QMake use only the core features of Make (rules and variables) in our previous feature study. Only Makefiles written by hand or with Automake used some of Make’s more advanced, complex features.

CMake and QMake also seem to be more highly linearly correlated with the number of lines (R-squared of 0.87 and 0.99, respectively) than hand-written and Automake-generated Makefiles (both with an R-squared of 0.55), which makes sense since these generators use a limited set of templates that are duplicated as the size of the system grows. When we look more closely, we can see bands of data points that roughly correspond to the 3 levels of Makefiles that CMake (red) generates to recursively call one another [1]. QMake (grey) is less well documented, but a similar design is likely responsible for its bands as well.

Generators like CMake and QMake are less interesting because the Makefiles they create are never meant to be read by developers. So the fact that their complexity can be accurately predicted by the number of lines is less meaningful. Our metric is better utilized on hand-written Makefiles that need to be debugged directly, as we can see when we graph their indirection complexity separately in Figure 4 where the spread of data points is much greater and less predictable.

But the real utility of indirection complexity is best seen through examples. Consider the Makefiles in Figure 5. Both are roughly the same size, but the one on the right is twice as complex (53 vs 23) according to our indirection complexity. And this is what we would expect when we read them. Figure 5a is a straight-forward test harness that runs a series of tests (i.e. $PROGS$), while Figure 5b is a Makefile that is included in another Makefile several times to iterate through a list of items and output some variable assignments and rules. Figure 5a is quite easily understood. But, were it not for the the comments at the beginning, it would likely take a reader much longer to fully understand Figure 5b due to all the references to variables that are not even defined in the same file. Note, however, that Figure 5a has more targets and dependencies, which makes it more complex under these measures.

Figure 5a also illustrates a potential weakness and threat to the validity of our approach. Because we use a static parse to count features, we would find that this Makefile contains 11 dependencies. However, looking at the rule to build all, you can see that it lists \$PROGS as a dependency and \$PROGS expands to include 22 files. Thus the Makefile actually contains 31 dependencies, not 11. In this way, we find that variables can be used to hide complexity from our current analysis.

Another example of this can be seen in Figure 4a in the horizontal line of data points with a complexity of just over 200 and lines ranging from about 500 to 750. These Makefiles appear in a number of different GNU projects as part of building GNU gettext – a translation toolset for localizing software. Each of these Makefiles is configured from a seemingly hand-written template that adds continuations (i.e. additional lines) to some variable assignments. These assignments specify object files that become dependencies of the rules, but the build logic stays the same, as does our measure of complexity.

It is unclear what the appropriate course of action is in this situation. One possibility is to weigh any dependencies containing variables against the length of the variable assignment or its complexity, thus making the analysis more dynamic. This creates a whole new set of challenges around
Figure 4: The indirection complexity of hand-written and Automake-generated Makefiles.

(a) Hand

(b) Automake

Figure 5: Examples from our dataset that illustrate the advantages of indirection complexity over traditional metrics such as number of lines or dependencies. Makefile (a) one the left has more dependencies than Makefile (b), but is arguably much easier to understand.
resolving variable references, which can be difficult or impossible without actually running the build. They may be assigned in multiple places, where they are overwritten, conditionally assigned, or appended. As well, there is the problem that arises from variables that are assigned in other Makefiles, as is the case in Figure 5b.

7. CONCLUSION

Software maintenance is all about understanding code. Expert developers do this by following the indirections, which adds to the amount of information that they must keep track of and makes the maintenance task more complex. We have attempted to estimate this effort in Makefiles by calculating indirection complexity based on feature frequency, and have demonstrated the potential advantages it offers over other metrics such as the number of lines or dependencies.

Our analysis is entirely static, and a dynamic approach would be better able to evaluate variables, functions, and other features of Make that might give a more accurate count of indirections. It would also allow entire systems of Makefiles to be evaluated as a whole, because it could resolve include statements that link them together. Another possibility to be explored is to assign weights to each indirection feature based on an estimate of its cognitive overhead. For example, a feature that requires the reader to look in a separate file may be weighted more than a feature that causes the reader to look somewhere else in the same file. We have already explored this possibility to some extent, but further work is needed to find an ideal weighting scheme.

One of the potential pitfalls of our new metric is that it can be interpreted as advice to avoid features such as abstractions, includes and variables associated with indirection altogether. This is not our intention. Rather, our goal is to persuade developers to be aware of the potential indirections in their code and to weigh the development benefits against the possibly increased maintenance effort.

We believe indirection complexity can be applied to other languages, but this remains to be seen. Even for Makefiles, empirical and user studies are needed to determine whether our theory of indirection can actually predict maintenance effort or even perceived complexity.

8. REFERENCES